Reduction in the number of LUT elements for control units with code sharing

• Autorzy: Alexander Barkalov , Larysa Titarenko , Jacek Bieganowski
• Języki publikacji: EN

Abstrakty

EN

Two methods are proposed targeted at reduction in the number of look-up table elements in logic circuits of compositional microprogram control units (CMCUs) with code sharing. The methods assume the application of field-programmable gate arrays for the implementation of the combinational part of the CMCU, whereas embedded-memory blocks are used for implementation of its control memory. Both methods are based on the existence of classes of pseudoequivalent operational linear chains in a microprogram to be implemented. Conditions for the application of the proposed methods and examples of design are shown. Results of conducted experiments are given.

Słowa kluczowe

EN

compositional microprogram control unit; code sharing; operational linear chain; field-programmable gate arrays; look-up table; design; embedded-memory block

• Wydawca: University of Zielona Gora Press
• Czasopismo: International Journal of Applied Mathematics and Computer Science
• Rocznik: 2010
• Tom: 20
• Numer: 4
• Strony: 751-761

Daty

wydano

2010

otrzymano

2009-12-11

poprawiono

2010-06-14

poprawiono

2010-08-26

Twórcy

autor

Alexander Barkalov

• Institute of Computer Engineering and Electronics, University of Zielona Góra, Podgórna 50, 65-246 Zielona Góra, Poland

autor

Larysa Titarenko

• Institute of Computer Engineering and Electronics, University of Zielona Góra, Podgórna 50, 65-246 Zielona Góra, Poland

autor

Jacek Bieganowski

• Institute of Computer Engineering and Electronics, University of Zielona Góra, Podgórna 50, 65-246 Zielona Góra, Poland

Bibliografia

• Adamski, M. and Barkalov, A. (2006). Architectural and Sequential Synthesis of Digital Devices, University of Zielona Góra Press, Zielona Góra.
• Altera (2010). Altera corpotation webpage, http://www.altera.com
• Baranov, S. (2008). Logic and System Design of Digital Systems, TUT Press, Tallinn.
• Barkalov, A. and Titarenko, L. (2008). Logic Synthesis for Compositonal Microprogram Control Units, Springer, Berlin.
• Barkalov, A., Titarenko, L. and Wiśniewski, R. (2006). Synthesis of compositional microprogram control units with sharing codes and address decoder, Proceedings of the International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2006, Gdynia, Poland, pp. 397-400.
• Borowik, G., Falkowski, B. and Łuba, T. (2007). Cost-efficient synthesis for sequetnial circuits implemented using embedded memory blocks of FPGA's, Proceedings of the IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Cracow, Poland, pp. 99-104.
• Czerwiński, R. and Kania, D. (2004). State assignment method for high speed FSM, Proceedings of the IFAC Workshop on Programmable Devices and Systems, PDS, Cracow, Poland, pp. 216-221.
• Eastlake, D. and Jones, P. (2001). RFC:3174 US secure hash algorithm 1 (SHA1), Technical report, Network Working Group, http://www.faqs.org/rfcs/rfc3174.html.
• Escherman, B. (1993). State assignment for hardwired VLSI control units, ACM Computing Surveys 25(4): 415-436.
• Jarvinen, K., Tommiska, M. and Skytta, J. (2005). Hardware implementation analysis of the MD5 hash algorithm, HICSS'05: Proceedings of the 38th Annual Hawaii Interenational Conference on System Sciences, Waikoloa, Hi, USA, p. 298.1.
• Kam, T., Villa, T., Brayton, R. and Sangiovanni-Vincentelli, A. (1998). A Synthesis of Finie State Machines: Functional Optimization, Kluwer Academic Publishers, Boston, MA.
• Kania, D. (2004). Logic Synthesis for PAL-Based Complex Programmable Logic Devices, Scientific Fascicles of the Silesian University of Technology, Gliwice, (in Polish).
• Kołopieńczyk, M. (2008). Application of Address Converter for Decreasing Memory Size of Compositional Microprogram Control Unit with Code Sharing, University of Zielona Góra Press, Zielona Góra.
• Maxfield, C. (2004). The Design Warrior's Guide to FPGAs, Academic Press, Orlando, FL.
• Micheli, G.D. (1994). Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, NY.
• Navabi, Z. (2007). Embedded Core Design with FPGAs, McGraw-Hill, New York, NY.
• Rivest, R. (1992). RFC:1312 the MD5 message-digest algorithm, Technical report, Network Working Group, http://www.faqs.org/rfcs/rfc1312.html.
• Scholl, C. (2001). Functional Decomosition with Application of FPGA Synthesis, Kluwer Academic Publishers, Boston, MA.
• Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P., Brayton, R.K. and Sangiovanni-Vincentelli, A.L. (1992). SIS: A system for sequential circuit synthesis, Technical Report UCB/ERL M92/41, EECS Department, University of California, Berkeley, CA.
• Solovjev, V.V. and Klimowicz, A. (2008). Logic Design for Digital Systems on the Base of Programmable Logic Integerated Circuits, Hot Line-Telecom, Moscow, (in Russian).
• Titarenko, L. and Bieganowski, J. (2009). Optimization of compositional microprogram control unit by modification of microinstruction format, Electronics and Telecommunication Quarterly 55(2): 201-214.
• Xilinx (2006). Xilinx Synthesis and Simulation Design Guide, Xilinx, http://www.xilinx.com/itp/xilinx9/books/docs/sim/sim.pdf.
• Xilinx (2010). Xilinx corpotation webpage, http://www.xilinx.com.
• Yang, S. (1991). Logic synthesis and optimization benchmarks user guide, Technical report, Microelectronic Center of North Carolina, Research Triangle Park, NC 27709-2889.

Identyfikatory

DOI

10.2478/v10006-010-0057-8