Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: synthesis

Sortuj według:

Ogranicz wyniki do:

Artykuł dostępny w postaci pełnego tekstu - kliknij by otworzyć plik

Area-oriented technology mapping for LUT-based logic blocks

100%

Kubica M., Kania D.

International Journal of Applied Mathematics and Computer Science

2017

tom 27

nr 1

207-222

One of the main aspects of logic synthesis dedicated to FPGA is the problem of technology mapping, which is directly associated with the logic decomposition technique. This paper focuses on using configurable properties of CLBs in the process of logic decomposition and technology mapping. A novel theory and a set of efficient techniques for logic decomposition based on a BDD are proposed. The paper shows that logic optimization can be efficiently carried out by using multiple decomposition. The essence of the proposed synthesis method is multiple cutting of a BDD. A new diagram form called an SMTBDD is proposed. Moreover, techniques that allow finding the best technology mapping oriented to configurability of CLBs are presented. In the experimental section, the presented method (MultiDec) is compared with academic and commercial tools. The experimental results show that the proposed technology mapping strategy leads to good results in terms of the number of CLBs.

Ograniczanie wyników

1 International Journal of Applied Mathematics and Computer Science

1 Kania D.

1 Kubica M.

1 2017

Wyniki wyszukiwania

Area-oriented technology mapping for LUT-based logic blocks