Wyniki wyszukiwania

Wyszukiwano:
w słowach kluczowych: pipelined implementation

Sortuj według:

Ogranicz wyniki do:

Pipelined architectures for the Frequency Domain linear equalizer

100%

Glentis G.-O., Georgoulakis K.

International Journal of Applied Mathematics and Computer Science

2006

tom 16

nr 4

525-535

In this paper, novel pipelined architectures for the implementation of the frequency domain linear equalizer are presented. The Frequency Domain (FD) LMS algorithm is utilized for the adaptation of equalizer coefficients. The pipelining of the FD LMS linear equalizer is achieved by introducing an amount of time delay into the original adaptive scheme, and following proper delay retiming. Simulation results are presented that illustrate the performance of the effect of the time delay introduced into the adaptation algorithm. The proposed architectures for efficient pipelining of the FD LMS linear equalization algorithm are suitable for implementation on special purpose hardware by means of the ASIC, ASIP or FPGA VLSI processors.

Ograniczanie wyników

1 International Journal of Applied Mathematics and Computer Science

1 Georgoulakis K.

1 Glentis G.-O.

1 2006

Wyniki wyszukiwania

Pipelined architectures for the Frequency Domain linear equalizer